	ORM Scientific and Tech ental format Please give suggestions or	comments to Jeff Harrison, CP4-9C	18, 306-5429.		
Date <u>5/2/03</u> Serie	al # 09/602, 395	Priority Application Date	(122/00		
Your Name \Chhh	a morr	Examiner # -7	7623		
AU 2813 P	hone 308-5172	Room	-4019		
In what format would you like	your results? Paper is the default.	PAPER DISK			
If submitting more than one search, please prioritize in order of need.					
The EIC searcher normally will contact you before beginning a prior art search. If you would like to sit with a searcher for an interactive search, please notify one of the searchers.					
Where have you searched so far on this case? Circle: USPT DWPI EPO Abs JPO Abs IBM TDB Other:					
What relevant art have you found so far? Please attach pertinent citations or Information Disclosure Statements.					
What types of references would you like? Please checkmark: Primary Refs Nonpatent Literature Other Secondary Refs Foreign Patents Teaching Refs What is the topic, such as the novelty, motivation, utility, or other specific facets defining the desired focus of this search? Please include the concepts, synonyms, keywords, acronyms, registry numbers, definitions, structures, strategies, and anything else that helps to describe the topic. Please attach a copy of the abstract and pertinent claims. Nituation then oridation surface With oxide layer & Blican Surface The fam differences would you like? Please checkmark: Primary Refs Other Secondary Refs Other Teaching Ref					
Staff Use Only	Type of Search Ven				
Searcher:	, , , , , , , , , , , , , , , , , , ,	dors			
Searcher Phone:	P.11	N			
Searcher Location: STIC-EIC2800, CP4-9C18	I island	ialog			
Date Searcher Picked Up:		uestel/Orbit			
Date Completed:		xis-Nexis			
Searcher Prep/Rev Time:	0.1	WW/Internet			
Online Time:	00	her			

ERROL COM LOCAL COM SERVICE COM A CONTRACT AND A CO

(12) United States Patent Jang et al.

(10) Patent No.: (45) Date of Patent:

US 6,436,771 B1 Aug. 20, 2002

(54) METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH MULTIPLE THICKNESS GATE DIELECTERS

(75) Investors: Syun-Ming Jung; Chen-Hua Yu; Mong-Song Llang, all of Hsin-Chu

WELLS ST JOHN PS

(75) Assignee: Talwan Semiconductor Manufacturing Company, Hsin-Chu

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

CEC 15gr. Feb 09/00/2005 (22) Filed: Jul. 12, 2001

(52)439/286; 438/287; 438/528; 438/591; 438/961

438/230, 275, 279, 286, 287, 520, 528, 587, 681

(50)References Cited

U.S. PATENT DOCUMENTS

1,234,439		10/1993	Nakata 43745
3,714,000	٨,	2/1993	Arai 437/41
5,763,922		6/1998	Chau 257/371
8,989,962	A	11/1999	Holloway et al 438/275
6,643,769	P_{λ}	4/2000	Caau
6,093,561	Α	7/2000	Trivedi et al 433/769

I check by as aninor

A stanting Feathful — Chao by 10 by asily a l A stanting Feathful — Jack Chee —

(74) Attorney, Agent, or Firm-George O. Saile; Stephen B. Ackerman

ABSTRACT

Process sequences used to simultaneously form a first dielectric gate layer for a first group of MOSFET elements, and a second dielectric gate layer for a second group of MOSFET elements, with the thickness of the first dielectric gate layer different than the thickness of the second gate dielectric layer, has been developed. A first iteration of this invention entails a remote plasma nitridization procedure sand to form a thin silicon nitride layer on a bare, first portion of a semiconductor substrate, while simultaneously forming a thin silicon oxynitride layer on the surface of a first silicon dioxide layer, located on second portion of the semiconductor substrate. A thermal exidation procedure than results in the formation of a thin second silicon dioxide layer, on the first portion of the semiconductor substrate, underlying the thin silicon nitride layer, while the first silieon playing layer, underlying the ollions oxymit, ide compenent of the composite distortic layer, only increases aligntly in thickness. A second iteration of this invention features the formation of a silicon nitride—first silicon dioxide, composite gate layer, on a first portion of a semi-conductor substrate, with the composite gate layer used to stard exidation during a thermal exidation procedure used growth to form a second silicon dioxide layer, on a second portion of the semiconductor substrate

6 Claims, 4 Drawing Sheets

